summaryrefslogtreecommitdiff
path: root/content/digarden/pages/20210413172004-verilog.org
diff options
context:
space:
mode:
Diffstat (limited to 'content/digarden/pages/20210413172004-verilog.org')
-rw-r--r--content/digarden/pages/20210413172004-verilog.org9
1 files changed, 0 insertions, 9 deletions
diff --git a/content/digarden/pages/20210413172004-verilog.org b/content/digarden/pages/20210413172004-verilog.org
deleted file mode 100644
index a00a1f5..0000000
--- a/content/digarden/pages/20210413172004-verilog.org
+++ /dev/null
@@ -1,9 +0,0 @@
-:PROPERTIES:
-:ID: 63f146e4-0ca0-4481-86f5-87afc0a65b9a
-:END:
-#+title: Verilog
-* Verilog
-Язык проектирования электронных схем.
-
-Уроки:
-https://www.youtube.com/watch?v=FSRaHsGdTYo